## Direct Memory Access Controller

#### Design Review

#### ECE 551 – SoC Design

#### Members (Team 4):

- Sk Hasibul Alam
- Milad Tanavardi Nasab
- Tanjina Sabrin

### What is Direct Memory Access?

Feature that enables some hardware subsystems to access primary memory independent from the CPU.

From the CPU's perspective, it:





## System with AXI4-Lite

#### AXI = Advanced eXtensible Interface

Communicates using 5 independent channel sets:

- Read Address channel (AR)
- Read Data channel (R)
- Write Address channel (AW)
- Write Data channel (W)
- Write Response channel (B)





### AXI4-Lite Transaction

Μ

М



Write Cycle



#### Vivado Simulation for AXI4-Lite Write Handshaking





#### Vivado Simulation for AXI4-Lite Read Handshaking



### Crossbar Switch

 $\checkmark$  Needed when there are multiple masters or multiple slaves.





This project

### Interrupt Service Routine (ISR)



Part of the CPU

- Receives 6-bit service request from the Interrupt Handler
- Sends 2-bit status to the Interrupt Handler
- Gets DMA status directly from the DMAC
- Sends data and address to the DMA Register module when suitable
- Controls the crossbar

### continued (ISR) ...



Three packets to be sent to DMAC (*via* DMA Reg) from ISR:

- mode: encapsulates the 6-bit request from the Interrupt Handler
- init\_addr: the starting address of the SRAM available for the DMAC to read or write
- range: how many transaction the DMAC would do with the SRAM



#### continued (ISR) ...



New request is Latch the Load mode into coming from ID: 2 22  $\overset{\text{cond}}{\sim}$  data. ('b10\_0000) via M1 AXI is free to Load Handler write. 0x0000 ABCD into Prepare to load data and addr at Send status as 'b01. next posedge clk.

Wait until M1\_AXI is free to write.

Load init\_addr into data. Load 0x0000\_ABCD+1 into addr.

Wait until M1\_AXI is free to write.

Load range into data. Load 0x0000\_ABCD+2 into addr. DMAC is now busy. Send status as 'b10 to Interrupt Handler at next posedge clk. Stop accessing

M1\_AXI at next posedge **clk**.

### DMA Register



- Verifies the address (0x0000\_ABCD) from ISR
- Transfers mode, init\_addr, range packets from ISR to DMAC
- Sends 2-bit sequence info to DMAC for discerning those three 32-bit packets

#### continued (DMA Reg) ...





### DMAC



- Has 3 registers to save mode, init\_addr, range packets from DMA Register module
- Starts transacting with SRAM after saving all three packets
- Keeps DMA\_busy HIGH during transaction with SRAM
- Continuously polls if the priority bit (within mode) is HIGH

#### continued (DMAC) ...





#### continued (DMAC) ...





But why increment by 4 (instead of 1)?

### SRAM Wrapper



• Encapsulates 4 banks of SRAM block, each sized 16×32×8

### **Overall Hierarchy**

#### ● ∴ test (tb\_dma\_ctrl.sv) (1)

- OMAC : top\_RTL (top\_RTL.sv) (5)
  - dummyP : axi\_wrap\_proc (axi\_wrap\_proc.sv) (2)
    ISR : dummyProcessor (dummyProcessor.sv)
    - master : axi\_master (axi\_master.sv)
  - dmaC : axi\_wrap\_dma (axi\_wrap\_dma.sv) (2)
    - dmaControl : dma\_ctrl (dma\_ctrl.sv)
    - 🔵 master : axi\_master (axi\_master.sv)
  - dmaREG : axi\_wrap\_dmareg (axi\_wrap\_dmareg.sv) (2)
    - slave : axi\_slave (axi\_slave.sv)
    - dmaReg : dma\_reg (dma\_reg.sv)
  - SRAM : axi\_wrap\_mem (axi\_wrap\_mem.sv) (2)
    - slave : axi\_slave (axi\_slave.sv)
    - sharedmem : mem\_interface\_dmem (mem\_interfac
      - > genblk1[0].dcell : sram\_compiled\_array (sram\_c
      - > genblk1[1].dcell : sram\_compiled\_array (sram\_c
      - > genblk1[2].dcell : sram\_compiled\_array (sram\_c
      - > genblk1[3].dcell : sram\_compiled\_array (sram\_c

xbarCentral : crossbar (crossbar.sv)



### **SRAM Transactions**





## Upcoming Plans

- ➤Add cycle-stealing mode
  - We've only introduced burst mode.
- >Attach three dummy peripherals
  - with the Interrupt Handler
- Complete the physical layout
  - with partitioning

# Questions? Comments? Concerns?